Screenshots
Download Information
DLS APK is available for Android devices. Download the latest version of the APK file and install it on your Android phone or tablet. Enjoy all features and updates directly from our app store.
DLS IPA is available for iOS devices. Download the latest IPA file and install it on your iPhone or iPad. No Jailbreak Required Our store provides safe and fast downloads for all iOS users.
Get DLS for your device now. Whether you need the APK for Android or the IPA for iOS, we have you covered with the latest version, free and secure.
About DLS
Welcome to DLS, the digital logic simulator game.
The current version of the game includes:
Truth table levels where your goal is to build a circuit to match a given truth table, under certain restrictions (e.g. limited types of gates).
Sequential levels where your goal is to create a circuit to match a given timing graph.
Stream levels where you have to build a circuit to process several inputs streams and produce the desired outputs.
A powerful sandbox editor where you can build whatever circuit comes to mind! Includes a logic analyzer to debug your circuits, calculate propagation delays and/or find hazards and glitches. Create and organize components into packages and use them to create larger and better circuits.
Links
Sandbox (browser version)BlogTwitterGitHub (demo schematics & issue tracker)Sandbox manual
DISCLAIMER: This is an alpha version of the game. Although the simulator is capable of handling relatively complex circuits, you might find that certain configurations don't give the expected results. If this is the case, you can send us the schematic in question to find out what's going on and how we can fix the simulator.
Technical
DLS is a
time-driven event-based multi-delay 3-value digital logic simulator.
Time-driven means that the circuit time is advanced forward based on a user-specified target speed, which is measured in circuit nanoseconds per real second (ns/s). The simulation will always advance to a new state if there are pending signals in the circuit's queue. This means that even unstable or asynchronous circuits can be correctly simulated.
Event-based means that a gate is simulated only if one of its inputs changes value. Otherwise the previous output is considered valid and used as input to all connected gates/components.
Multi-delay means that each build-in gate/component type has its own propagation delay which is always an integer greater than or equal to 1.
3-value means that in addition to logic levels 0 and 1 there's an extra logic value (U for Undefined) which is used as both Z (high impedance) and X (undefined) signals, depending on its origin.
Third party libraries
DLS uses the following free software (in no particular order):
GLFW - An OpenGL library (http://www.glfw.org/)
bgfx - Cross-platform rendering library (https://github.com/bkaradzic/bgfx)
zange - A single header ANSI C JSON parser (https://github.com/vurtun/zange)
nanosvg - Simple stupid SVG parser (https://github.com/memononen/nanosvg)
bnet - Message oriented networking library using TCP transport (https://github.com/bkaradzic/bnet)
CrashRpt - A crash reporting system for Windows applications (http://crashrpt.sourceforge.net/)
LuaJIT - a Just-In-Time Compiler for Lua (http://luajit.org/)
Icons from Font Awesome - the iconic font and CSS toolkit (https://fortawesome.github.io/Font-Awesome/)
Roboto font (http://www.dafont.com/roboto.font), Anonymous Pro Minus font (http://www.marksimonson.com/fonts/view/anonymous-p...)
We would like to thank their developers for building them and making them public/free.
Credits
Programming, testing: Jim Drygiannakis (
@jdryg)
Graphics/UI: Antonis Drygiannakis
Beta testing: Sam Swain, Richard Matthias, Josh Callebaut
Release history
v0.15.0 (2017-07-21)
NEW: Pull up/down resistorsNEW: Logic Analyzer enhancementsNEW: Copy component schematic command in component's context menuNEW: Better gate/component toolbarFIX: SRAM output timings on write were wrong.FIX: Schematic file format has been changed slightly to save IO pins before everything else.
For details on previous versions, see Releases.txt or the sandbox manual.
The current version of the game includes:
Truth table levels where your goal is to build a circuit to match a given truth table, under certain restrictions (e.g. limited types of gates).
Sequential levels where your goal is to create a circuit to match a given timing graph.
Stream levels where you have to build a circuit to process several inputs streams and produce the desired outputs.
A powerful sandbox editor where you can build whatever circuit comes to mind! Includes a logic analyzer to debug your circuits, calculate propagation delays and/or find hazards and glitches. Create and organize components into packages and use them to create larger and better circuits.
Links
Sandbox (browser version)BlogTwitterGitHub (demo schematics & issue tracker)Sandbox manual
DISCLAIMER: This is an alpha version of the game. Although the simulator is capable of handling relatively complex circuits, you might find that certain configurations don't give the expected results. If this is the case, you can send us the schematic in question to find out what's going on and how we can fix the simulator.
Technical
DLS is a
time-driven event-based multi-delay 3-value digital logic simulator.
Time-driven means that the circuit time is advanced forward based on a user-specified target speed, which is measured in circuit nanoseconds per real second (ns/s). The simulation will always advance to a new state if there are pending signals in the circuit's queue. This means that even unstable or asynchronous circuits can be correctly simulated.
Event-based means that a gate is simulated only if one of its inputs changes value. Otherwise the previous output is considered valid and used as input to all connected gates/components.
Multi-delay means that each build-in gate/component type has its own propagation delay which is always an integer greater than or equal to 1.
3-value means that in addition to logic levels 0 and 1 there's an extra logic value (U for Undefined) which is used as both Z (high impedance) and X (undefined) signals, depending on its origin.
Third party libraries
DLS uses the following free software (in no particular order):
GLFW - An OpenGL library (http://www.glfw.org/)
bgfx - Cross-platform rendering library (https://github.com/bkaradzic/bgfx)
zange - A single header ANSI C JSON parser (https://github.com/vurtun/zange)
nanosvg - Simple stupid SVG parser (https://github.com/memononen/nanosvg)
bnet - Message oriented networking library using TCP transport (https://github.com/bkaradzic/bnet)
CrashRpt - A crash reporting system for Windows applications (http://crashrpt.sourceforge.net/)
LuaJIT - a Just-In-Time Compiler for Lua (http://luajit.org/)
Icons from Font Awesome - the iconic font and CSS toolkit (https://fortawesome.github.io/Font-Awesome/)
Roboto font (http://www.dafont.com/roboto.font), Anonymous Pro Minus font (http://www.marksimonson.com/fonts/view/anonymous-p...)
We would like to thank their developers for building them and making them public/free.
Credits
Programming, testing: Jim Drygiannakis (
@jdryg)
Graphics/UI: Antonis Drygiannakis
Beta testing: Sam Swain, Richard Matthias, Josh Callebaut
Release history
v0.15.0 (2017-07-21)
NEW: Pull up/down resistorsNEW: Logic Analyzer enhancementsNEW: Copy component schematic command in component's context menuNEW: Better gate/component toolbarFIX: SRAM output timings on write were wrong.FIX: Schematic file format has been changed slightly to save IO pins before everything else.
For details on previous versions, see Releases.txt or the sandbox manual.
Information
Seller
Making Art Studios
Version
1.1
Released
Oct 29, 2015
